A 12-Bit Time-Interleaved 400-MS/s Pipelined ADC With Split-ADC Digital Background Calibration in 4, 000 Conversions/Channel

Tsung-Chih Hung, Fan-Wei Liao, Tai-Haur Kuo. A 12-Bit Time-Interleaved 400-MS/s Pipelined ADC With Split-ADC Digital Background Calibration in 4, 000 Conversions/Channel. IEEE Trans. on Circuits and Systems, 66-II(11):1810-1814, 2019. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.