A Triple Core Lock-Step (TCLS) ARM® Cortex®-R5 Processor for Safety-Critical and Ultra-Reliable Applications

Xabier Iturbe, Balaji Venu, Emre Ozer, Shidhartha Das. A Triple Core Lock-Step (TCLS) ARM® Cortex®-R5 Processor for Safety-Critical and Ultra-Reliable Applications. In 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops, DSN Workshops 2016, Toulouse, France, June 28 - July 1, 2016. pages 246-249, IEEE Computer Society, 2016. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.