Verification and fault synthesis algorithm at switch-level

M. Reza Javaheri, Reza Sedaghat, Leo Kant, Jason Zalev. Verification and fault synthesis algorithm at switch-level. Microprocessors and Microsystems, 30(4):199-208, 2006. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.