The following publications are possibly variants of this publication:
- 2.6 A 5.67mW 9Gb/s DLL-based reference-less CDR with pattern-dependent clock-embedded signaling for intra-panel interfaceDong Hoon Baek, Byungsub Kim, Hong June Park, Jae-Yoon Sim. isscc 2014: 48-49 [doi]
- A 3.2 Gb/s 16-Channel Transmitter for Intra-Panel Interfaces, With Independently Controllable Output Swing, Common-Mode Voltage, and EqualizationJoo-Hyung Chae, Mino Kim, Gi-Moon Hong, Jihwan Park, Suhwan Kim. access, 6:78055-78064, 2018. [doi]
- A Digital Differential Transmitter with Pseudo-LVDS Output Driver and Digital Mismatch CalibrationJun-Hyun Bae, Sang-Hune Park, Jae-Yoon Sim, Hong June Park. ieicet, 93-C(1):132-135, 2010. [doi]
- A Wide-Locking-Range Dual Injection-Locked Frequency Divider With an Automatic Frequency Calibration Loop in 65-nm CMOSDong Soo Lee, Jae-Hyung Jang, Hyung-Gu Park, YoungGun Pu, Keum-Cheol Hwang, Youngoo Yang, Munkyo Seo, Kang-Yoon Lee. tcas, 62-II(4):327-331, 2015. [doi]