A low-latency LSTM accelerator using balanced sparsity based on FPGA - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Jingfei Jiang, Tao Xiao, Jinwei Xu, Dong Wen, Lei Gao, Yong Dou. A low-latency LSTM accelerator using balanced sparsity based on FPGA. Microprocessors and Microsystems, 89:104417, March 2022. [doi]

This author has not been identified. Look up 'Jingfei Jiang' in GoogleThis author has not been identified. Look up 'Tao Xiao' in GoogleThis author has not been identified. Look up 'Jinwei Xu' in GoogleThis author has not been identified. Look up 'Dong Wen' in GoogleThis author has not been identified. Look up 'Lei Gao' in GoogleThis author has not been identified. Look up 'Yong Dou' in Google

runs on WebDSL