Development of a Low Cost 15-Gsps Analog-to-Digital Converter Board by using a Field Programmable Gate Array Mezzanine Card Connector for FPGA-Based Backends - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Homin Jiang, Chen-Yu Yu, Mark Chen, Miter Liu. Development of a Low Cost 15-Gsps Analog-to-Digital Converter Board by using a Field Programmable Gate Array Mezzanine Card Connector for FPGA-Based Backends. In 28th IEEE International Symposium on Industrial Electronics, ISIE 2019, Vancouver, BC, Canada, June 12-14, 2019. pages 1345-1350, IEEE, 2019. [doi]

This author has not been identified. Look up 'Homin Jiang' in GoogleThis author has not been identified. Look up 'Chen-Yu Yu' in GoogleThis author has not been identified. Look up 'Mark Chen' in GoogleThis author has not been identified. Look up 'Miter Liu' in Google

runs on WebDSL