A model of VLSI interconnect test based on boundary scan

Yang Jiangping, Li Guixiang, Wang Wanglei. A model of VLSI interconnect test based on boundary scan. In 8th International Conference on Control, Automation, Robotics and Vision, ICARCV 2004, Kunming, China, 6-9 December 2004, Proceedings. pages 557-561, IEEE, 2004. [doi]

Authors

Yang Jiangping

This author has not been identified. Look up 'Yang Jiangping' in Google

Li Guixiang

This author has not been identified. Look up 'Li Guixiang' in Google

Wang Wanglei

This author has not been identified. Look up 'Wang Wanglei' in Google