Parallel Architecture With Resistive Crosspoint Array for Dictionary Learning Acceleration

Deepak Kadetotad, Zihan Xu, Abinash Mohanty, Pai-Yu Chen, Binbin Lin, Jieping Ye, Sarma B. K. Vrudhula, Shimeng Yu, Yu Cao, Jae-sun Seo. Parallel Architecture With Resistive Crosspoint Array for Dictionary Learning Acceleration. IEEE J. Emerg. Sel. Topics Circuits Syst., 5(2):194-204, 2015. [doi]

Authors

Deepak Kadetotad

This author has not been identified. Look up 'Deepak Kadetotad' in Google

Zihan Xu

This author has not been identified. Look up 'Zihan Xu' in Google

Abinash Mohanty

This author has not been identified. Look up 'Abinash Mohanty' in Google

Pai-Yu Chen

This author has not been identified. Look up 'Pai-Yu Chen' in Google

Binbin Lin

This author has not been identified. Look up 'Binbin Lin' in Google

Jieping Ye

This author has not been identified. Look up 'Jieping Ye' in Google

Sarma B. K. Vrudhula

This author has not been identified. Look up 'Sarma B. K. Vrudhula' in Google

Shimeng Yu

This author has not been identified. Look up 'Shimeng Yu' in Google

Yu Cao

This author has not been identified. Look up 'Yu Cao' in Google

Jae-sun Seo

This author has not been identified. Look up 'Jae-sun Seo' in Google