A Gate-Level EHW Chip: Implementing GA Operations and Reconfigurable Hardware on a Single LSI - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Isamu Kajitani, Tsutomu Hoshino, Daisuke Nishikawa, Hiroshi Yokoi, Shougo Nakaya, Tsukasa Yamauchi, Takeshi Inuo, Nobuki Kajihara, Masaya Iwata, Didier Keymeulen, Tetsuya Higuchi. A Gate-Level EHW Chip: Implementing GA Operations and Reconfigurable Hardware on a Single LSI. In Moshe Sipper, Daniel Mange, Andrés Pérez-Uribe, editors, Evolvable Systems: From Biology to Hardware, Second International Conference, ICES 98, Lausanne, Switzerland, September 23-25, 1998, Proceedings. Volume 1478 of Lecture Notes in Computer Science, pages 1-12, Springer, 1998. [doi]

This author has not been identified. Look up 'Isamu Kajitani' in GoogleThis author has not been identified. Look up 'Tsutomu Hoshino' in GoogleThis author has not been identified. Look up 'Daisuke Nishikawa' in GoogleThis author has not been identified. Look up 'Hiroshi Yokoi' in GoogleThis author has not been identified. Look up 'Shougo Nakaya' in GoogleThis author has not been identified. Look up 'Tsukasa Yamauchi' in GoogleThis author has not been identified. Look up 'Takeshi Inuo' in GoogleThis author has not been identified. Look up 'Nobuki Kajihara' in GoogleThis author has not been identified. Look up 'Masaya Iwata' in GoogleThis author has not been identified. Look up 'Didier Keymeulen' in GoogleThis author has not been identified. Look up 'Tetsuya Higuchi' in Google

runs on WebDSL