Design Space Exploration of Convolution Algorithms to Accelerate CNNs on FPGA - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

S. Kala, Debdeep Paul, Babita R. Jose, Nalesh Sivanandan. Design Space Exploration of Convolution Algorithms to Accelerate CNNs on FPGA. In Bijoy Antony Jose, Jimson Mathew, editors, 8th International Symposium on Embedded Computing and System Design, ISED 2018, Cochin, India, December 13-15, 2018. pages 21-25, IEEE, 2018. [doi]

This author has not been identified. Look up 'S. Kala' in GoogleThis author has not been identified. Look up 'Debdeep Paul' in GoogleThis author has not been identified. Look up 'Babita R. Jose' in GoogleThis author has not been identified. Look up 'Nalesh Sivanandan' in Google

runs on WebDSL