A Hardware Accelerator for Fault Simulation Utilizing a Reconfigurable Array Architecture

Sungho Kang, Youngmin Hur, Stephen A. Szygenda. A Hardware Accelerator for Fault Simulation Utilizing a Reconfigurable Array Architecture. VLSI Design, 4(2):119-133, 1996. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.