Design and Implementation of the Low Power 0.64mW, 380 KHz Continuous Time Sigma Delta ADC

Aniruddha Kanhe, Bibhudendra Acharya, R. B. Deshmukh. Design and Implementation of the Low Power 0.64mW, 380 KHz Continuous Time Sigma Delta ADC. In 4th International Conference on Emerging Trends in Engineering and Technology, ICETET 2011, Mauritius, November 18-20, 2011. pages 280-283, IEEE Computer Society, 2011. [doi]

Authors

Aniruddha Kanhe

This author has not been identified. Look up 'Aniruddha Kanhe' in Google

Bibhudendra Acharya

This author has not been identified. Look up 'Bibhudendra Acharya' in Google

R. B. Deshmukh

This author has not been identified. Look up 'R. B. Deshmukh' in Google