FPGA architecture to perform symmetric extension on signals for handling border discontinuities in FIR filtering

Praveen Kumar Kasetty, Aniruddha Kanhe. FPGA architecture to perform symmetric extension on signals for handling border discontinuities in FIR filtering. Computers & Electrical Engineering, 103:108307, 2022. [doi]

Authors

Praveen Kumar Kasetty

This author has not been identified. Look up 'Praveen Kumar Kasetty' in Google

Aniruddha Kanhe

This author has not been identified. Look up 'Aniruddha Kanhe' in Google