The following publications are possibly variants of this publication:
- Low power ARM® Cortex™-M0 CPU and SRAM using Deeply Depleted Channel (DDC) transistors with Vdd scaling and body biasV. Agrawal, N. Kepler, David Kidd, G. Krishnan, Samuel Leshner, T. Bakishev, D. Zhao, P. Ranade, R. Roy, M. Wojko, Lawrence T. Clark, Robert Rogenmoser, M. Hori, T. Ema, S. Moriwaki, T. Tsuruta, T. Yamada, J. Mitani, S. Wakayama. cicc 2013: 1-4 [doi]