The following publications are possibly variants of this publication:
- Low-Complexity Bit-Parallel Systolic Multipliers over GF(2m)Chiou-Yng Lee, Chin-Chin Chen, Yuan-Ho Chen, Erl-Huei Lu. SMC 2006: 1160-1165 [doi]
- New Bit-Parallel Systolic Multiplier over GF(2m) Using The Modified Booth s AlgorithmChiou-Yng Lee, Yu-Hsin Chiu, Che Wun Chiou. apccas 2006: 610-613 [doi]
- New bit-parallel systolic multipliers for a class of GF(2m)Chiou-Yng Lee, Erl-Huei Lu, Jau-Yien Lee. iscas 2001: 578-581 [doi]
- Efficient Digital-Serial Systolic Multiplier for Finite Fields GF(2m)Kee-Won Kim, Keon-Jik Lee, Kee-Young Yoo. caine 2001: 205-208
- Semi-systolic Architecture for Modular Multiplication Over GF(2:::m:::)Hyun-Sung Kim, Il-Soo Jeon. iccS 2005: 912-915 [doi]
- Digit-Serial GNB Multiplier Based on TMVP Approach over GF(2m)Chun-Sheng Yang, Jeng-Shyang Pan, Chiou-Yng Lee. rvsp 2013: 123-128 [doi]
- Fast Optimal Normal Basis Multiplier with Type-2kw Over GF (2m)Che Wun Chiou, Jim-Min Lin, Chiou-Yng Lee. cason 2010: 116-120 [doi]
- Novel Mastrovito Multiplier over GF(2m) Using TrinomialChe Wun Chiou, Jim-Min Lin, Chiou-Yng Lee, Chi-Ting Ma. icgec 2011: 237-242 [doi]