A Clock-Gating Method for Low-Power LSI Design - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Takeshi Kitahara, Fumihiro Minami, Toshiaki Ueda, Kimiyoshi Usami, Seiichi Nishio, Masami Murakata, Takashi Mitsuhashi. A Clock-Gating Method for Low-Power LSI Design. In ASP-DAC. pages 307-312, 1998.

This author has not been identified. Look up 'Takeshi Kitahara' in GoogleThis author has not been identified. Look up 'Fumihiro Minami' in GoogleThis author has not been identified. Look up 'Toshiaki Ueda' in GoogleThis author has not been identified. Look up 'Kimiyoshi Usami' in GoogleThis author has not been identified. Look up 'Seiichi Nishio' in GoogleThis author has not been identified. Look up 'Masami Murakata' in GoogleThis author has not been identified. Look up 'Takashi Mitsuhashi' in Google

runs on WebDSL