Exploration of Ternary Logic Using T-CMOS for Circuit-Level Design - researchr publication references

researchr

You are not signed in
Sign in
Sign up

JongHyun Ko, Jongbeom Kim, TaeGam Jeong, Jaehoon Jeong, Taigon Song. Exploration of Ternary Logic Using T-CMOS for Circuit-Level Design. IEEE Trans. Circuits Syst. I Regul. Pap., 70(9):3612-3624, September 2023. [doi]

No references recorded for this publication.

No citations of this publication recorded.

runs on WebDSL