A low power 90-nm CMOS motion estimation processor implementing dynamic voltage and frequency scaling (DVFS) and fast motion estimation algorithm

Nobuaki Kobayashi, Tadayoshi Enomoto. A low power 90-nm CMOS motion estimation processor implementing dynamic voltage and frequency scaling (DVFS) and fast motion estimation algorithm. In International Symposium on Circuits and Systems (ISCAS 2008), 18-21 May 2008, Sheraton Seattle Hotel, Seattle, Washington, USA. pages 1672-1675, IEEE, 2008. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.