Minimization of Via-Induced Signal Reflection in On-Chip High Speed Interconnect Lines

K. Soorya Krishna, M. S. Bhat. Minimization of Via-Induced Signal Reflection in On-Chip High Speed Interconnect Lines. CSSP, 31(2):689-702, 2012. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.