Implementation of Low Power and High Speed Dadda Multiplier using Xor-Xnor cell Based Hybrid Logic Full Adder - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

B. Ravi Kumar, P. Munaswamy, B. Chandrababu Naik, K. Swetha. Implementation of Low Power and High Speed Dadda Multiplier using Xor-Xnor cell Based Hybrid Logic Full Adder. In 14th International Conference on Computing Communication and Networking Technologies, ICCCNT 2023, Delhi, India, July 6-8, 2023. pages 1-7, IEEE, 2023. [doi]

This author has not been identified. Look up 'B. Ravi Kumar' in GoogleThis author has not been identified. Look up 'P. Munaswamy' in GoogleThis author has not been identified. Look up 'B. Chandrababu Naik' in GoogleThis author has not been identified. Look up 'K. Swetha' in Google

runs on WebDSL