Micro-Architecture of LW Driven Bubble-Free Five-Stage Pipelined RISC-V Processor Core for Energy Constraint Low-End Application

Sujeet Kumar, Kailash Chandra Ray. Micro-Architecture of LW Driven Bubble-Free Five-Stage Pipelined RISC-V Processor Core for Energy Constraint Low-End Application. IEEE Trans. Circuits Syst. I Regul. Pap., 73(1):207-215, January 2026. [doi]

Authors

Sujeet Kumar

This author has not been identified. Look up 'Sujeet Kumar' in Google

Kailash Chandra Ray

This author has not been identified. Look up 'Kailash Chandra Ray' in Google