Design of Low Area and Low Power Systolic Serial Parallel Multiplier using CNTFETs

K. B. Dheeraj Kumar, K. Lakshmi BhanuPrakash Reddy, Vikramkumar Pudi, Srinivasu Bodapati. Design of Low Area and Low Power Systolic Serial Parallel Multiplier using CNTFETs. In IEEE International Symposium on Smart Electronic Systems, iSES 2021, Jaipur, India, December 18-22, 2021. pages 139-142, IEEE, 2021. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.