A low-power VLSI architecture for turbo decoding

Seok-Jun Lee, Naresh R. Shanbhag, Andrew C. Singer. A low-power VLSI architecture for turbo decoding. In Ingrid Verbauwhede, Hyung Roh, editors, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003, Seoul, Korea, August 25-27, 2003. pages 366-371, ACM, 2003. [doi]

Authors

Seok-Jun Lee

This author has not been identified. Look up 'Seok-Jun Lee' in Google

Naresh R. Shanbhag

This author has not been identified. Look up 'Naresh R. Shanbhag' in Google

Andrew C. Singer

This author has not been identified. Look up 'Andrew C. Singer' in Google