Exploiting Typical DSP Data Access Patterns and Asynchrony for a Low Power Multiported Register Bank

Mike J. G. Lewis, L. E. M. Brackenbury. Exploiting Typical DSP Data Access Patterns and Asynchrony for a Low Power Multiported Register Bank. In 7th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2001), 11-14 March 2001, Salt Lake City, UT, USA. pages 4-14, IEEE Computer Society, 2001. [doi]

Authors

Mike J. G. Lewis

This author has not been identified. Look up 'Mike J. G. Lewis' in Google

L. E. M. Brackenbury

This author has not been identified. Look up 'L. E. M. Brackenbury' in Google