UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine

Wuxi Li, Yibo Lin, Meng Li 0004, Shounak Dhar, David Z. Pan. UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine. ACM Trans. Design Autom. Electr. Syst., 23(4), 2018. [doi]

Authors

Wuxi Li

This author has not been identified. Look up 'Wuxi Li' in Google

Yibo Lin

This author has not been identified. Look up 'Yibo Lin' in Google

Meng Li 0004

This author has not been identified. Look up 'Meng Li 0004' in Google

Shounak Dhar

This author has not been identified. Look up 'Shounak Dhar' in Google

David Z. Pan

This author has not been identified. Look up 'David Z. Pan' in Google