Deadline-Constrained Clustered Scheduling for VLIW Architectures using Power-Gated Register Files

Zhibin Liang, Wei Zhang, Yung-Cheng Ma. Deadline-Constrained Clustered Scheduling for VLIW Architectures using Power-Gated Register Files. TACO, 11(2):20, 2014. [doi]

Authors

Zhibin Liang

This author has not been identified. Look up 'Zhibin Liang' in Google

Wei Zhang

This author has not been identified. Look up 'Wei Zhang' in Google

Yung-Cheng Ma

This author has not been identified. Look up 'Yung-Cheng Ma' in Google