Modular Design of High-Efficiency Hardware Median Filter Architecture

Shih-Hsiang Lin, Pei-Yin Chen, Chih-Kun Hsu. Modular Design of High-Efficiency Hardware Median Filter Architecture. IEEE Trans. on Circuits and Systems, 65-I(6):1929-1940, 2018. [doi]

Authors

Shih-Hsiang Lin

This author has not been identified. Look up 'Shih-Hsiang Lin' in Google

Pei-Yin Chen

This author has not been identified. Look up 'Pei-Yin Chen' in Google

Chih-Kun Hsu

This author has not been identified. Look up 'Chih-Kun Hsu' in Google