Power aware SID-based simulator for embedded multicore DSP subsystems - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Cheng-Yen Lin, Po-Yu Chen, Chun-Kai Tseng, Chung-Wen Huang, Chia-Chieh Weng, Chi-Bang Kuan, Shih-Han Lin, Shi-Yu Huang, Jenq Kuen Lee. Power aware SID-based simulator for embedded multicore DSP subsystems. In Tony Givargis, Adam Donlin, editors, Proceedings of the 8th International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2010, part of ESWeek 10 Sixth Embedded Systems Week, Scottsdale, AZ, USA, October 24-28, 2010. pages 95-104, ACM, 2010. [doi]

This author has not been identified. Look up 'Cheng-Yen Lin' in GoogleThis author has not been identified. Look up 'Po-Yu Chen' in GoogleThis author has not been identified. Look up 'Chun-Kai Tseng' in GoogleThis author has not been identified. Look up 'Chung-Wen Huang' in GoogleThis author has not been identified. Look up 'Chia-Chieh Weng' in GoogleThis author has not been identified. Look up 'Chi-Bang Kuan' in GoogleThis author has not been identified. Look up 'Shih-Han Lin' in GoogleThis author has not been identified. Look up 'Shi-Yu Huang' in GoogleThis author has not been identified. Look up 'Jenq Kuen Lee' in Google

runs on WebDSL