The following publications are possibly variants of this publication:
- DMATiler: revisiting loop tiling for direct memory accessHaibo Lin, Tao Liu, Huoding Li, Tong Chen, Lakshminarayanan Renganarayanan, Kevin O Brien, Ling Shao. IEEEpact 2010: 559-560 [doi]
- Analysis of Memory System of Tiled Many-Core ProcessorsYe Liu, Shinpei Kato, Masato Edahiro. access, 7:18964-18977, 2019. [doi]
- Automatic tiling of iterative stencil loopsZhiyuan Li, Yonghong Song. TOPLAS, 26(6):975-1028, 2004. [doi]
- Performance directed energy management for main memory and disksXiaodong Li, Zhenmin Li, Yuanyuan Zhou, Sarita V. Adve. tos, 1(3):346-380, 2005. [doi]
- Performance directed energy management for main memory and disksXiaodong Li, Zhenmin Li, Francis M. David, Pin Zhou, Yuanyuan Zhou, Sarita V. Adve, Sanjeev Kumar. asplos 2004: 271-283 [doi]