A new class of depth-size optimal parallel prefix circuits

Yen-Chun Lin, Chao-Cheng Shih. A new class of depth-size optimal parallel prefix circuits. In Narayan C. Debnath, editor, Computers and Their Applications (CATA-98), Proceedings of the ISCA 13th International Conference, Honolulu, Hawaii, USA, March 25-27, 1998. pages 117-120, ISCA, 1998.

Authors

Yen-Chun Lin

This author has not been identified. Look up 'Yen-Chun Lin' in Google

Chao-Cheng Shih

This author has not been identified. Look up 'Chao-Cheng Shih' in Google