2 3.1mW bang-bang digital fractional-N PLL with a power-supply-noise cancellation technique and a walking-one-phase-selection fractional frequency divider

Jenlung Liu, Tae-Kwang Jang, Yonghee Lee, Jungeun Shin, Seunghoon Lee, Taeik Kim, Jaejin Park, Hojin Park. 2 3.1mW bang-bang digital fractional-N PLL with a power-supply-noise cancellation technique and a walking-one-phase-selection fractional frequency divider. In 2014 IEEE International Conference on Solid-State Circuits Conference, ISSCC 2014, Digest of Technical Papers, San Francisco, CA, USA, February 9-13, 2014. pages 268-269, IEEE, 2014. [doi]

Authors

Jenlung Liu

This author has not been identified. Look up 'Jenlung Liu' in Google

Tae-Kwang Jang

This author has not been identified. Look up 'Tae-Kwang Jang' in Google

Yonghee Lee

This author has not been identified. Look up 'Yonghee Lee' in Google

Jungeun Shin

This author has not been identified. Look up 'Jungeun Shin' in Google

Seunghoon Lee

This author has not been identified. Look up 'Seunghoon Lee' in Google

Taeik Kim

This author has not been identified. Look up 'Taeik Kim' in Google

Jaejin Park

This author has not been identified. Look up 'Jaejin Park' in Google

Hojin Park

This author has not been identified. Look up 'Hojin Park' in Google