A high-performance FPGA accelerator for sparse neural networks: work-in-progress

Yuntao Lu, Lei Gong, Chongchong Xu, Fan Sun, YiWei Zhang, Chao Wang, Xuehai Zhou. A high-performance FPGA accelerator for sparse neural networks: work-in-progress. In Proceedings of the 2017 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2017, Seoul, Republic of Korea, October 15-20, 2017. ACM, 2017. [doi]

Authors

Yuntao Lu

This author has not been identified. Look up 'Yuntao Lu' in Google

Lei Gong

This author has not been identified. Look up 'Lei Gong' in Google

Chongchong Xu

This author has not been identified. Look up 'Chongchong Xu' in Google

Fan Sun

This author has not been identified. Look up 'Fan Sun' in Google

YiWei Zhang

This author has not been identified. Look up 'YiWei Zhang' in Google

Chao Wang

This author has not been identified. Look up 'Chao Wang' in Google

Xuehai Zhou

This author has not been identified. Look up 'Xuehai Zhou' in Google