The following publications are possibly variants of this publication:
- Process Variation Aware Transistor Sizing for Load Balance of Multiple Paths in Dynamic CMOS for Timing OptimizationKumar Yelamarthi, Chien-In Henry Chen. jcp, 3(2):21-28, 2008. [doi]
- Design of the Middleware Enabling Context Awareness and Energy Optimizing for Smart EnvironmentYuebin Bai, Haixing Ji, Huabin Lu, Chao Li, Qi Zou, Peng Lv. nbis 2007: 177-186 [doi]
- Performance optimization for energy-aware adaptive checkpointing in embedded real-time systemsZhongwen Li, Hong Chen, Shui Yu. date 2006: 678-683 [doi]