Anytime system level verification via parallel random exhaustive hardware in the loop simulation

Toni Mancini, Federico Mari, Annalisa Massini, Igor Melatti, Enrico Tronci. Anytime system level verification via parallel random exhaustive hardware in the loop simulation. Microprocessors and Microsystems, 41:12-28, 2016. [doi]

Authors

Toni Mancini

This author has not been identified. Look up 'Toni Mancini' in Google

Federico Mari

This author has not been identified. Look up 'Federico Mari' in Google

Annalisa Massini

This author has not been identified. Look up 'Annalisa Massini' in Google

Igor Melatti

This author has not been identified. Look up 'Igor Melatti' in Google

Enrico Tronci

This author has not been identified. Look up 'Enrico Tronci' in Google