Design Considerations for Multilevel CMOS/Nano Memristive Memory

Harika Manem, Jeyavijayan Rajendran, Garrett S. Rose. Design Considerations for Multilevel CMOS/Nano Memristive Memory. JETC, 8(1):6, 2012. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.