Simplified current and delay models for deep submicron CMOS digital circuits

Mohammad M. Mansour, Naresh R. Shanbhag. Simplified current and delay models for deep submicron CMOS digital circuits. In ISCAS (4). pages 109-112, 2002. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.