Power Reduction Techniques and Flows at RTL and System Level

Anmol Mathur, Qi Wang. Power Reduction Techniques and Flows at RTL and System Level. In VLSI Design 2009: Improving Productivity through Higher Abstraction, The 22nd International Conference on VLSI Design, New Delhi, India, 5-9 January 2009. pages 28-29, IEEE, 2009. [doi]

Authors

Anmol Mathur

This author has not been identified. Look up 'Anmol Mathur' in Google

Qi Wang

This author has not been identified. Look up 'Qi Wang' in Google