A New Reconfigurable Hardware Architecture for High Throughput Networking Applications and its Design Methodology

Mahmoud Meribout, Masato Motomura. A New Reconfigurable Hardware Architecture for High Throughput Networking Applications and its Design Methodology. In 17th International Parallel and Distributed Processing Symposium (IPDPS 2003), 22-26 April 2003, Nice, France, CD-ROM/Abstracts Proceedings. pages 182, IEEE Computer Society, 2003. [doi]

Authors

Mahmoud Meribout

This author has not been identified. Look up 'Mahmoud Meribout' in Google

Masato Motomura

This author has not been identified. Look up 'Masato Motomura' in Google