Code Efficiency Evaluation for Embedded Processors

Morgan Hirosuke Miki, Mamoru Sakamoto, Shingo Miyamoto, Yoshinori Takeuchi, Toyohiko Yoshida, Isao Shirakawa. Code Efficiency Evaluation for Embedded Processors. IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 85-A(4):811-818, 2002. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: