FPGA Implementation of High Speed FIR Filters Using Add and Shift Method - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Shahnam Mirzaei, Anup Hosangadi, Ryan Kastner. FPGA Implementation of High Speed FIR Filters Using Add and Shift Method. In 24th International Conference on Computer Design (ICCD 2006), 1-4 October 2006, San Jose, CA, USA. pages 308-313, IEEE, 2006. [doi]

This author has not been identified. Look up 'Shahnam Mirzaei' in GoogleThis author has not been identified. Look up 'Anup Hosangadi' in GoogleThis author has not been identified. Look up 'Ryan Kastner' in Google

runs on WebDSL