Architecture and Evaluation of Low Power Many-Core SoC with Two 32-Core Clusters

Takashi Miyamori, Hui Xu, Hiroyuki Usui, Soichiro Hosoda, Toru Sano, Kazumasa Yamamoto, Takeshi Kodaka, Nobuhiro Nonogaki, Nau Ozaki, Jun Tanabe. Architecture and Evaluation of Low Power Many-Core SoC with Two 32-Core Clusters. IEICE Transactions, 97-C(4):360-368, 2014. [doi]

Authors

Takashi Miyamori

This author has not been identified. Look up 'Takashi Miyamori' in Google

Hui Xu

This author has not been identified. Look up 'Hui Xu' in Google

Hiroyuki Usui

This author has not been identified. Look up 'Hiroyuki Usui' in Google

Soichiro Hosoda

This author has not been identified. Look up 'Soichiro Hosoda' in Google

Toru Sano

This author has not been identified. Look up 'Toru Sano' in Google

Kazumasa Yamamoto

This author has not been identified. Look up 'Kazumasa Yamamoto' in Google

Takeshi Kodaka

This author has not been identified. Look up 'Takeshi Kodaka' in Google

Nobuhiro Nonogaki

This author has not been identified. Look up 'Nobuhiro Nonogaki' in Google

Nau Ozaki

This author has not been identified. Look up 'Nau Ozaki' in Google

Jun Tanabe

This author has not been identified. Look up 'Jun Tanabe' in Google