Performance Estimation at Architecture Level for Embedded Systems

Hiroshi Mizuno, Hiroyuki Kobayashi, Takao Onoye, Isao Shirakawa. Performance Estimation at Architecture Level for Embedded Systems. IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 85-A(12):2636-2644, 2002. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.