Efficient Hardware Design Architectures for BCH Product Codes in the Frequency Domain - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Arijit Mondal, Shayan Srinivasa Garani. Efficient Hardware Design Architectures for BCH Product Codes in the Frequency Domain. In 63rd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2020, Springfield, MA, USA, August 9-12, 2020. pages 703-706, IEEE, 2020. [doi]

This author has not been identified. Look up 'Arijit Mondal' in GoogleThis author has not been identified. Look up 'Shayan Srinivasa Garani' in Google

runs on WebDSL