Chip-level and Input/Output Interconnects for Gigascale SOCs: Limits and Opportunities

Azad Naeemi, Muhannad S. Bakir. Chip-level and Input/Output Interconnects for Gigascale SOCs: Limits and Opportunities. In 2006 IEEE International SOC Conference, Austin, Texas, USA, September 24-27, 2006. pages 323-324, IEEE, 2006. [doi]

Authors

Azad Naeemi

This author has not been identified. Look up 'Azad Naeemi' in Google

Muhannad S. Bakir

This author has not been identified. Look up 'Muhannad S. Bakir' in Google