A New Optimizer for Performance Optimization of Integrated Circuits by Device Sizing

N. S. Nagaraj. A New Optimizer for Performance Optimization of Integrated Circuits by Device Sizing. In ISCAS. pages 2102-2105, 1993.

Authors

N. S. Nagaraj

This author has not been identified. Look up 'N. S. Nagaraj' in Google