High Performance Circuit Techniques for Nueral Front-End Design in 65nm CMOS

Rajasekhar Nagulapalli, Khaled Hayatleh, Steve Barker, Saddam Zourob, Nabil Yassine, B. Naresh Kumar Reddy. High Performance Circuit Techniques for Nueral Front-End Design in 65nm CMOS. In 9th International Conference on Computing, Communication and Networking Technologies, ICCCNT 2018, Bengaluru, India, July 10-12, 2018. pages 1-4, IEEE, 2018. [doi]

Authors

Rajasekhar Nagulapalli

This author has not been identified. Look up 'Rajasekhar Nagulapalli' in Google

Khaled Hayatleh

This author has not been identified. Look up 'Khaled Hayatleh' in Google

Steve Barker

This author has not been identified. Look up 'Steve Barker' in Google

Saddam Zourob

This author has not been identified. Look up 'Saddam Zourob' in Google

Nabil Yassine

This author has not been identified. Look up 'Nabil Yassine' in Google

B. Naresh Kumar Reddy

This author has not been identified. Look up 'B. Naresh Kumar Reddy' in Google