A VLSI Architecture for Output Probability Computations of HMM-Based Recognition Systems with Store-Based Block Parallel Processing - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Kazuhiro Nakamura, Masatoshi Yamamoto, Kazuyoshi Takagi, Naofumi Takagi. A VLSI Architecture for Output Probability Computations of HMM-Based Recognition Systems with Store-Based Block Parallel Processing. IEICE Transactions, 93-D(2):300-305, 2010. [doi]

This author has not been identified. Look up 'Kazuhiro Nakamura' in GoogleThis author has not been identified. Look up 'Masatoshi Yamamoto' in GoogleThis author has not been identified. Look up 'Kazuyoshi Takagi' in GoogleThis author has not been identified. Look up 'Naofumi Takagi' in Google

runs on WebDSL