FPGA Implementation of the Generalized Delayed Signal Cancelation - Phase Locked Loop Method for Detecting Harmonic Sequence Components in Three-Phase Signals

Paulo Sérgio B. do Nascimento, Helder E. P. de Souza, Francisco A. S. Neves, Leonardo R. Limongi. FPGA Implementation of the Generalized Delayed Signal Cancelation - Phase Locked Loop Method for Detecting Harmonic Sequence Components in Three-Phase Signals. IEEE Transactions on Industrial Electronics, 60(2):645-658, 2013. [doi]

Authors

Paulo Sérgio B. do Nascimento

This author has not been identified. Look up 'Paulo Sérgio B. do Nascimento' in Google

Helder E. P. de Souza

This author has not been identified. Look up 'Helder E. P. de Souza' in Google

Francisco A. S. Neves

This author has not been identified. Look up 'Francisco A. S. Neves' in Google

Leonardo R. Limongi

This author has not been identified. Look up 'Leonardo R. Limongi' in Google