Evaluating optimizations that reduce global memory accesses of stencil computations in GPGPUs

Thiago Carrijo Nasciutti, Jairo Panetta, Pedro Pais Lopes. Evaluating optimizations that reduce global memory accesses of stencil computations in GPGPUs. Concurrency - Practice and Experience, 31(18), 2019. [doi]

Authors

Thiago Carrijo Nasciutti

This author has not been identified. Look up 'Thiago Carrijo Nasciutti' in Google

Jairo Panetta

This author has not been identified. Look up 'Jairo Panetta' in Google

Pedro Pais Lopes

This author has not been identified. Look up 'Pedro Pais Lopes' in Google