An Efficient Technique for Mapping RTL Structures onto FPGAs

A. R. Naseer, M. Balakrishnan, Anshul Kumar. An Efficient Technique for Mapping RTL Structures onto FPGAs. In Reiner W. Hartenstein, Michal ServĂ­t, editors, Field-Programmable Logic, Architectures, Synthesis and Applications, 4th International Workshop on Field-Programmable Logic and Applications, FPL 94, Prague, Czech Republic, September 7-9, 1994, Proceedings. Volume 849 of Lecture Notes in Computer Science, pages 99-110, Springer, 1994.

Authors

A. R. Naseer

This author has not been identified. Look up 'A. R. Naseer' in Google

M. Balakrishnan

This author has not been identified. Look up 'M. Balakrishnan' in Google

Anshul Kumar

This author has not been identified. Look up 'Anshul Kumar' in Google